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Abstract 
 
Thick, high-purity semi-insulating (SI)homoepitaxial layers on Si-face 4H-SiC 
weregrownsystematically, with resistivity109Ω-cmby maintaining high C/Si ratios 1.3-15 
during growth.Comparison of secondary ion mass spectra betweenlow-dopedepilayers grown at 
C/Si ratio<1.3andSI-epilayers grown at C/Si ratio>1.3 showed little difference in residual 
impurity concentrations. A reconciliation of impurity concentration with measured resistivity 
indicated a compensating trap concentration of ~1015cm-3present only in the SI-epilayers. High-
resolution photo induced transient spectroscopy (HRPITS) identified themas Si-vacancy related 
deep centers, with no detectable EH6/7 and Z1/2levels. Recombination lifetimes ~5ns suggest 
application in fast-switching power devices.  
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Silicon carbide (SiC) has the potential to replace conventional semiconductors in high frequency 
and high power applications such as in pulse-width modulated electric vehicles, smartgrids and 
next generation efficient power electronics. SiC’s advantages over silicon, the current industry 
standard, include high saturation velocity (high current), wide bandgap (high voltages and 
temperature), both of which enable minimization of parasitic capacitances and reduction of 
active cooling, leading to transformational architectural improvements in power electronics. 
 
While the device structures have been well optimized, other challenges in SiC technology 
remain, and revolve around material quality. Research in the past few years has focused on 
growing high-quality single crystal SiC substrates and epilayers with low densities of structural 
defects. In addition to the high structural quality there are other requirements that must be met 
for these epilayers to be useful in high frequency and high power devices. In a power transistor 
chip the metalized backside and fingers on the epitaxial side introduce a passive parasitic 
capacitance, along with the active capacitive part of the device, limiting the performance at high 
frequencies. This parasitic capacitance can be minimized by using semi-insulating (SI) 
epilayers/substrates. One of the methods for introducing SI property to the substrate is to use 
vanadium as a deep level dopant to pin the Fermi level near mid bandgap. Although this is the 
original conceived method for producing commercial SI substrates, reports1indicate that 
vanadium degrades crystal quality supported by increased FWHM of X-ray diffraction rocking 
curves.  
 
The alternative is to pin the Fermi level deep in the bandgapby compensating shallow donor and 
acceptor levels from residual impurities with intrinsic deep level defects. The development of 
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such high purity semi-insulating (HPSI) SiC was reported2 in 2000, but determination of the 
exact nature of the intrinsic defects and the compensation mechanism is still in progress. EPR 
measurements on as-grown HPSI 4H-SiC detected3, 4 carbon vacancies VC.A broad range of 
defects including VSi, VC-VSi and VC-CSi have been reported by N T Son5. A recent report from 
Mitchelet al6summarized the deep levels present in the upper half of the band gap of 4H-SiC 
HPSI material which includes Z1/2, RD1/2 and EH6/7. Z1/2 is an efficient recombination center and 
act as lifetime killing defects7 in 4H-SiC. Identification of the electronic levels due to intrinsic 
defects responsible for lifetime control and compensation in HPSI 4H-SiC is of great 
technological importance. 
 
In this letter we discuss the chemical vapor deposition (CVD) growth conditions for achieving 
HPSI epitaxial layer by defect competition epitaxy and identify the deep defect centers, 
responsible for SI behavior, using high resolution photo induced transient spectroscopy 
(HRPITS). The epitaxial films discussed here were all grown on commercially available 4H-SiC, 
n-type Si-face substrates (Cree Inc.) polished 80 off-axis from the (0001) plane towards (112-0) 
plane, in a home-built vertical hot-wall CVD reactor at temperatures 14500-16500 C and pressure 
80-120 torr. Dichlorosilane (Si source) and propane (C source) are the main precursor gases with 
hydrogen as carrier gas. The growth rate was kept at 30 µm/hr and no intentional dopant was 
incorporated during growth. Further details are discussed elsewhere8.The epilayers were 
characterized using X-ray diffraction (XRD) rocking curve for crystal quality, micro-Raman 
spectroscopy for polytype uniformity, transmission line model (TLM) for resistivity, time 
resolved photoluminescence spectroscopy (TRPL) for carrier lifetime, secondary ion mass 
spectroscopy (SIMS) for impurity concentration and high resolution photo induced transient 
                                                                      4
spectroscopy (HRPITS) for characterizing trap centers.  SIMS was performed by Evans 
Analytical Group (EAG), NJ. 
 
Site competition epitaxy9allows for controlling background dopant incorporation into SiC by 
adjusting the C/Si ratio. Nitrogen (n-type dopant) competes for C sites and aluminum (p-type 
dopant) competes for Si sites of the growing SiCepilayer. Increasing C/Si ratio decreases 
nitrogen incorporation, making the epilayer less n-type, while decreasing C/Si ratio, decreases 
aluminum incorporation, making the epilayer less p-type. It is expected that there is a transition 
region between n and p-type where impurity incorporation is minimized to produce SI material 
when the necessary deep levels are present. This was the rationale behind varying C/Si ratio to 
produce HPSI material. 
 
A wide variation of epilayer doping with respect to C/Si ratio was observed, as in Fig. 1. For 
1.3<C/Si<1.5, the as grown epilayer shows SI behavior. We term this regime “defect competition 
epitaxy” to distinguish it from the “site competition” regime shown in the figure for reasons that 
will be discussed further below. Approximately twenty experiments were done over this defect 
competition regime.They displayed resistivity as high as 910>ρ Ω-cm supported by TLM 
measurements. From TLM, a resistivity of 9106.1 ×=ρ Ω-cm was measured for SI samples with 
C/Si~1.4. We note that this is a lower bound, as the TLM patterns were not mesa isolated due to 
the thickness of the films (60µm), and therefore the spreading resistance is not accounted for. A 
typical epilayer X-ray rocking curve FWHM is ~8 arcsec (Fig. 2), close to the FWHM 6-8 arcsec 
of perfect SiC crystals10. This compares very favorably with recent results11 showing FWHM of 
18 arcsec for HPSI and 24 arcsec for V-doped SI.  
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To determine how C/Si affects background impurity incorporation, we have performed SIMS 
analysis. Table I shows N, Al & B concentrations in low doped n-type (C/Si~0.9) and in HPSI 
(C/Si~1.4) samples, along with the best published HPSISIMS result12 to date. Surprisingly, we 
see that increasing C/Si from 0.9 to 1.4 does not significantly change the concentration of 
impurity incorporation but does change the resistivity from ~30Ω-cm to ~109Ω-cm. Hence, at 
these low background impurity levels, rather than driving out nitrogen, higher C/Si introduces 
intrinsic deep levels13which account for pinning the Fermi level far away from the band edge. 
High C/Si ratio promotes Si-vacancy (VSi) and low C/Si ratio promotes C-vacancy (VC) 
formation13. The variation of these intrinsic defects with C/Si ratio, as opposed to impurity 
incorporation, leads to the term defect-competition, in contrast with site-competition.Vanadium 
compensation can be excluded completely, as it is below the SIMS detection limit (< 2x1012 
at/cm3).  
 
Using the donor and acceptor concentration from SIMS analysis (Table I), together with the 
doping and resistivity data, the schematic band diagram using Fermi statistics for an extrinsic 
semiconductor14 can be determined. Figure 3(a) shows the band diagram for low doped n-type 
(C/Si: 0.9, doping from C-V= 1.5x 1015 cm-3) sample, where the Fermi level (Ef)is 0.25 eV 
below the conduction band (Ec). Here we have taken the band gap Eg § 3.26 eV, Ec-Ed§ 90 
meV15, Ea-Ev§ 220 meV15 and no= (Nd-Na) = 151045.1 × cm-3. 
 
The schematic band diagram for HPSI sample (Figure 4(a)) is determined using:  resistivity
9106.1 ×=ρ Ω-cm, mobility 900=µ cm-2/v.s16for 4H-SiC, and the equation, ρ =
µnq
1   resulting 
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in free electron density, n § 106cm-3. From the equation, ¸
¹
·¨
©
§ −
=
kT
EEnn iFi exp  we see that for 
every decade change of free electron density, the Fermi level changes by 0.06 eV14. Given that 
the SiC effective density of states in the conduction band Nc=1.5x1019cm-317, Ef for HPSI 
(C/Si~1.4) is located 0.8 eV below Ec. Though the actual mobility of SI material might be little 
lower, this value is taken as a template in the absence of a proper SI mobility value. We have to 
note that taking the mobility any values in the range of 100-1000cm-2/v.s still pins the fermi level 
around 0.7-0.8 eV below Ec. This Ef position is not consistent with the SIMS data unless the 
residual donors ((Nd-Na) = 151045.1 × cm-3) are completely compensated by intrinsic deep defects 
pinning Ef at 0.8eV below Ec. From this analysis, the intrinsic trap concentration must be >
151045.1 × cm-3.  
 
To confirm the presence of the inferred traps, TRPL measurements were performed on both 
samples at room temperature. Excitation was provided by a frequency doubled, modelocked, 
cavity-dumped Ti: sapphire laser (355 nm, 150 fsec pulse width, 100-500 kHz, 5nJ/pulse. The 
average injection level over the layer was § 2x1014cm-3. The n-type sample showed a lifetime of 
0.8 µs8 whereas the HPSI sample showed no epilayer band edge emission. This quenched band 
edge emission occurs if either the crystal quality is poor, or if there are enough traps to provide 
effective non-radiative recombination centers. The XRD FWHM ~8 arcsec (Figure 2) 
demonstrates high quality of these crystals, while SIMS demonstrates their high purity, which 
indicates that the short lifetimes suggested by the quenched band edge emission in the HPSI 
sample is from intrinsic deep defects.  
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To identify the nature of these intrinsic defects HRPITS measurements were performed on both 
low doped n-type and SI samples. HRPITS is a characterization technique in which the sample is 
illuminated with pulsed light. The resulting photocurrent transients are recorded as a function of 
temperature (77-750K), revealing information about traps in the material. The experimental 
details and photocurrent relaxation analysis are found elsewhere18. HRPITS in low doped n-type 
(C/Si: 0.9) samples revealed19 [Figure 3(b)] the presence of EH6/7, (VC related traps), as 
expected13 under Si-rich growth conditions. The common shallow impurity level boron was not 
observed, in agreement with SIMS data (Table I).  
 
HRPITS on HPSI (C/Si: 1.4) sample reveals20 [Figure 4(b)] a contrasting picture. Only Si-
vacancy, VSi and Carbon-antisite, CSi related deep defect levels were observed, in accordance 
with the increased C/Si ratio, where VSi and CSi are expected to dominate 13. The positions of 
these levels cluster around 0.8eV below Ec, in agreement with the trap-pinned Ef position 
extracted from TLM above. Also we see that the dominance of residual shallow donors (SIMS in 
Table I) favors negatively ( −SiV ) charged defects
13. Z1/2 and EH6/7 levels are not observed, again 
in accordance with the increased C/Si ratio, which suppresses the formation of these levels21. It is 
important to note that from SIMS (Table I) we exclude the possibility of vanadium incorporation 
in our HPSI epilayer. In other words, by adjusting C/Si, the dominant generation/recombination 
(G-R) energy level has been moved from near mid-gap22 (typical for SiC) to far away (» 3kT) 
from mid-gap. 
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This non-mid gap Fermi level in this HPSI SiC has important implications in high frequency SiC 
power switching devices. Using Shockley-Reed-Hall (SRH) recombination statistics14, the 
recombination lifetime 
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is inversely proportional to Nt , the concentration of recombination centers/traps; where ni, Ȟth, 
ıo,andEt are intrinsic carrier concentration, thermal velocity, capture cross section, and trap level 
respectively. For high speed switching operations, short recombination lifetimes are required. 
Deeper levels provide faster recombination. Using Nt ~1x1016 cm-3, ıo = 10-15 cm214, ni = 4.7x10-
9 cm-316and nno= 106 cm-3 we estimate Ĳr = 7 ns for the HPSI material, compared with 5ns for 
midgap G-R centers (Table II). This opens the possibility of switching speeds in the gigahertz 
range with the HPSI. In other words, by shifting the dominant G-R level away from midgap, 
switching speed can be maintained (Table II). However, the carrier generation time, which 
controls leakage current in bipolar devices14, given by 
¸
¹
·¨
©
§ −
≅
kT
EE
Cosh it
r
g 2
τ
τ
  (2) 
increases. In other words, Ĳg becomes longer as Et moves away from the mid bandgap, strongly 
suppressing leakage current (Table II), which in SiC is dominated by generation current, 
g
i
gen
Wqn
J
τ
≅ . This may enable much higher blocking voltages than those achievable for 
devices with mid-gap G-R centers22. Here while we assume that the same levels are responsible 
for generation and recombination to simplify this discussion, we note that this may not 
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necessarily be the case and detailed dynamical calculations must be performed to numerically 
determine effective recombination rates. Nevertheless, this does not change the conclusion that 
moving the major traps away from mid-gap suppresses leakage current; leading to larger 
blocking voltages.The demonstrated HPSI material with Vsi-related trap levels at 0.8 eV may 
dramatically increase the blocking voltage in SiC fast-switching bipolar devices. 
 
In summary, thick HPSI 4H-SiC (0001) epilayers were grown systematically in a vertical hot-
wall CVD reactor at a high growth rate of 30 µm/hr. A wide window of defect competition 
epitaxy has been demonstrated. Resistivity  109 ȍ-cm has been shown by TLM. High C/Si ratio 
is the key for introducing semi-insulating behavior, supported by the presence of only Si-vacancy 
related defects shown by HRPITS measurements. These HPSI materials with G-R centers away 
from mid-gap can be used in fast-switching bipolar devices with high blocking voltage.       
 
The authors thank contract monitor Dr. H. Scott Coombe of ONR for his support (Grant 
#N000140910619) of this research, and Drs. Kurt Gaskill and Rachael Myers-Ward at the Naval 
Research Laboratory for their assistance with the SIMS measurements. 
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TABLE I. SIMS analysis of 4H-SiC HPSI and n-type sample. The only elements detected are the 
shallow level impurities nitrogen and boron. 
 
SIMS data comparison 
Elements n-type(C/Si:0.9) HPSI(C/Si:1.4) HPSI Creea) 
B 1.0E+14 3.6E+14 7.0E+15 
N 1.6E+15 1.8E+15 2.0E+16 
Al 5.0E+13 <7.0E+13 <5.0E+13 
V   <2.0E+12 5.0E+13 
Resistivity (-cm) ~30   ~1.0E9  ~1.0E11 
 a) Ref. 12       
 
 
TABLE I  
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TABLE II. Comparison of calculated recombination and generation lifetimes for mid bandgap 
and Vsi related trap levels and their device implication. 
 
 
Midbandgap 
Et = Ec-1.63 eV 
Vsirelatedtraps 
Et= Ec-0.8 eV 
Deviceimplication 
Ĳr 5 ns 7 ns Fast switching 
Ĳg 2Ĳr 8 x 1013 x Ĳr Lowleakagecurrent 
 
TABLE II 
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Figure Captions 
 
 
Figure 1: C/Si ratio dependence of the doping concentration for the unintentionally doped 
epilayers. The red and blue lines are trend lines to guide the eye to distinguish n-type from p-type 
behavior, respectively. 
 
Figure 2: High resolution X-ray diffraction rocking curve of a 60 µm thick epilayer grown on a 
4H-SiC, 80 off towards (11-20) substrate 
 
 
Figure 3: (a)Schematic band diagram for n-type (C/Si: 0.9) (b) Deep defect levels located using 
HRPITS 
 
Figure 4: (a) Schematic band diagram for HPSI (C/Si: 1.4) (b) Deep defect levels located using 
HRPITS 
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* Ea : activation energy 
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(a)(b)       * Ea : activation energy 
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